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I. INTRODUCTION
URRENT domain techniques and especially switchedcurrent (SI) circuits are receiving more and more attention. Compared with switched-capacitor sampled-data circuits, SI circuits have a number of important advantages: they are exclusively composed of MOS transistors, switches and current sources instead of operational amplifiers, and precise linear floating capacitors, making them suitable for implementation in standard CMOS processes. As capacitors in SI technique are only used for holding voltages, SI circuits have no problems with capacitor mismatch. Furthermore, SI circuits are well suited for low-voltage applications.
A central element in SI circuits is the memory cell [l], [2] allowing for short-term storage of currents. The SI technique is often applied in filters, but its application area is rapidly growing [3] and comprises oscillators, digital-to-analog converters (DAC' s), algorithmic analog-to-digital converters (ADC's), Sigma-Delta converters, cellular neural networks, etc. To the best knowledge of the authors, this paper is the first proposal for an SI multiplier.
Section I1 deals with the basic concept of (switched) current multipliers. In Section 111 the actual implementation of the multiplier using the quarter-square principle is described. Experimental results are provided in Section IV, while some concluding remarks are given in Section V.
SWITCHED-CURRENT MULTIPLIER
There is a variety of existing current domain multiplier principles, such as the translinear multiplier [4] , current domain multiplier based on a Gilbert cell [5] , pulse modulation multiplier [6] , multiplication based on ADC/DAC conversion [7] , and quarter square multiplier [8] , [9] . The key to the latter principle is in the following equation:
When both x and y represent currents, two current squarers could be used. To cancel the quadratic terms completely however, the squarers should be perfectly matched. With the application of an SI memory cell, only one current squarer This principle was used as a starting-point for the proposed SI multiplier. The SI multiplier of Fig. 1 is composed of three sub-circuits: an input circuit; * a current squarer;
an SI memory cell. These three sub-circuits will be described below.
A. Current Squarer
For the current squarer in where el represents the output offset error and error e2 the offset error at the input compared to the idealized transfer curve. Both errors are almost constant. A thorough analysis of this circuit reveals that the body effect of Mz and channel length modulation may deteriorate its performance. For that reason this circuit was slightly adapted in the actual implementation, as will be described in Section 111.
B. Input Circuit
With the quadratic transfer characteristic given by (2), simple analysis shows that the error in the output of (1) is 4ye2/410. To eliminate this error, a slightly adapted version of this principle was used, based on This principle has two important advantages. First, the input currents of the current squarer are I, + I,, I,, and I, . As no subtraction of input currents is needed anymore, these currents can easily be realized using only a few switches, without the need for a current inverter with its related error. Second, the constant errors el and e2 of the current squarer can now completely be canceled. To realize this, four clock phases are required in which the currents I, + I,, I,, 0 (i.e., no current), and Iv are provided in turn. Applying (3) then yields (4) where the bracketed quantities correspond to the operations done on each of the four clock phases. Note the clock phase in which no current is provided to the current squarer is necessary to eliminate all errors. Due to the four clock phases, this multiplier is called a four-phase quarter-square SI multiplier. The input circuit can now be composed of only two transistors, one connected to I, and the other to I,.
C. Memory Circuit
The third sub-circuit in Fig. 1 is an SI memory cell, for which several solutions exist [1]- [3] . The SI memory cell of Fig. 3 is used here [ 111. Switching transistor Sz, which has the same size as S I , and capacitor CZ were added to reduce the clock feedthrough effects, caused by SI. Cascode stage M2, M3 was added to reduce the effects due to the channel length modulation of MI. The error at the output of the multiplier caused by this memory cell can be neglected in practice, compared to the errors caused by the nonidealities of the input circuit and the current squarer.
ACTUAL IMPLEMENTATION
The block diagram of the final multiplier is given in Fig. 4 .
In the first phase, the current I, + I , is squared and stored in memory cell 1. In the second clock phase, I, is squared and stored in memory cell 2. Then in the third phase, no signal is applied to the squarer, but the contents of memory cell 2 are subtracted from that of cell 1. The output of the squarer is added to this intermediate result and the result is stored in cell 1. If in some applications a small output error is allowed, this clock phase may be skipped. In the final phase, I, is squared and subtracted from the contents of cell 1. This result is immediately available at the output node. The described sequence is equal to the sequence as defined in (3) and (4).
The total four-phase quarter-square SI multiplier circuit is depicted in Fig. 5. A PMOS version (MI-M~) of the current squarer of Fig. 2 is used. In an n-well CMOS process the connection of the source of MZ to the n-well eliminates the body effect problem. The output of the current squarer is fed to a regulated cascoded current mirror (M4-M7). In this way, problems caused by the finite output resistance of the current squarer due to channel length modulation were overcome. Two PMOS implementations (Ms-Ml1, S5, SS, C1, Cz) and (M12-Ml4, S7, Sa, Cy, Cq) of the accurate SI memory cell of Fig. 3 were used. The cascoded current source (M15-ht17) was added to ensure a positive current through the second memory Fig. 6 shows the die photograph of the multiplier. It occupies a 100 x 75 pm2 chip area in a 2.4-pm CMOS process. The input currents as well as the output currents were measured by means of a 16-b ADC. The output node was held at 1.6 V during measurements using an operational amplifier. The measurements were performed with a clock frequency of 2.5 MHz, corresponding to 0.625 million multiplications per second. Fig. 7(a) shows the transfer curve and Fig. 7(b) shows the absolute error, compared to the expected transfer characteristic Iout = uIzIy + b with a = 4980 A-' and b = 4.022pA. The input current range is from -40 to 40 pA, the maximum output current is 4.8 PA. The total nonlinearity, defined as the absolute error divided by the maximum output swing, is 0.94%. This value is similar to Continuous-time multipliers use several squares and their accuracy depends on the matching of these squarers. Here this matching problem is avoided by using memory cells to store intermediate results. Because this is the first attempt at designing a multiplier in SI technique, we cannot compare this design to similar ones. Its -3-dB bandwidth is much lower than continuous-time multipliers and is approximately 100 kHz. Besides the low nonlinearity, also the compactness of the circuit can be advantageous in applications. Experiments show that increasing the conversion time by a factor ten, the nonlinearity reduces to 0.2% which is of potential interest in applications where speed is not the main design issue.
IV. EXPERIMENTAL RESULTS

V. CONCLUSION
In this paper, an SI multiplier is described. It consists of only one current squarer and two accurate SI memory cells. It is based on a slightly altered version of the "quarter square" principle. In this way, the problem of matching of two current squarers is circumvented, and furthermore, a number of nonidealities of the building blocks are canceled, resulting in an accurate multiplier in the current domain. Experimental results have been given to demonstrate the feasibility of the multiplier in SI design techniques. Advantages include a 3.3 V power supply voltage and a die area of 100 x 75 pm2.
